



**VCVS Gain = 1**

**Resistor = 1 Ohm**



**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk</sub>\_500MHz**



**VCVS Gain = 1**

**Resistor = 1 Ohm**

**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk\_500MHz</sub>**





**Neither of these circuits will give correct results because the port connection between S1 and S2 does not form a loop**

**VCVS Gain = 1**

**Resistor = 1 Ohm**

**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk\_500MHz</sub>**




Whether the reference terminals of all ports are connected together is not the question...

Both of the above circuits will give correct results


**VCVS Gain = 1**

**Resistor = 1 Ohm**

**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk</sub>\_500MHz**




**DC path to ground (node 0) must be known for SPICE-like tools**




**VCVS Gain = 1**

**Resistor = 1 Ohm**

**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk</sub>\_500MHz**




Connecting the “common reference” of S1 and S2 to different nodes will give incorrect results




**VCVS Gain = 1**

**Resistor = 1 Ohm**

**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk\_500MHz</sub>**




**Non-ideal power modeling implies noise on the “independent” reference nodes**




**VCVS Gain = 1**

**Resistor = 1 Ohm**

**Stimulus = 1 V<sub>dc</sub> + 0.1 V<sub>pk</sub>\_500MHz**




**Solution 1 for IBIS: Require all reference terminals to be connected together (not to node 0)**



# VCVS Gain = 1

# **Resistor = 1 Ohm**

$$\text{Stimulus} = 1 \text{ V}_{\text{dc}} + 0.1 \text{ V}_{\text{pk\_500MHz}}$$



**Solution 2 for IBIS:** Require the reference terminals of *touching ports* to be connected *together* (not to node 0)

